MEP-new – ibis Academy

MEP

MEP stands for Mechanical, Electrical and Plumbing. Ibis Academy offers state of the art facilities and faculties for the six months short term course in MEP design that will groom a candidate to the level of a perfect MEP design engineer. We have high configuration computers installed at our MEP design lab which helps our students to work in a real-life scenario comfortably. MEP engineers are sought very much across the globe since the approval for any construction is purely based on the design provided by MEP engineers. Our students are allowed to work under real-life on-going MEP projects in GCC countries, Singapore, Malaysia etc for a period of 6 months. The MEP program Certificate of Completion we provide hence is equivalent to the 6 months work experience.

10

Campuses across India

135+

Recruiters

8+

Awards

8

Lacs / Annum – Avg. Package

5500+

Alumni

200+

Faculty With Industry Experience

Requirements

The undergraduates, graduates, or postgraduates from below streams can take up the VLSI course and make a career in VLSI Industry. BE/BTech in EEE/ECE or ME/MTech/MS in Electronics.

Also, the eligibility criteria for securing admission for this VLSI course are 60% & more throughout your academics

Opportunity

The industry offers a variety of roles in the semiconductor industry including

RTL Design Engineer

SoC Design Engineer

Digital Design Engineer

SoC
Verification Engineer

AMS
Verification Engineer

Application
Engineer

ASIC
Verification Engineer

FAQs

Sit sodales vivamus tincidunt volutpat volutpat risus odio quis. Varius egestas volutpat blandit ut
elementum non quam non. Malesuada quis morbi urna nunc, mauris eget.

Admission

When can I apply for this VLSI course?

We start accepting applications for this VLSI course after you completed your final year of graduation.

What is the eligibility criteria for this VLSI course?

The undergraduates, graduates, or postgraduates from below streams can take up the VLSI course and make a career in VLSI Industry. BE/BTech in EEE/ECE or ME/MTech/MS in Electronics. Also, the eligibility criteria for securing admission for this VLSI course are 60% & more throughout your academics

What is the Percentage/CGPA required for admission?

The eligibility criteria for securing admission for the VLSI course are 60% & more throughout your academics.

What are the prerequisite skills required to join this course?

Digital Electronics and Basic Electronics are the prerequisite skills required to join this Course.

Career Opportunities

Is this VLSI course sufficient enough to enter into VLSI Industry?

Absolutely! This course gives you the exposure to Front end Design and gets you upskilled on ASIC Design Flow, Digital Electronics or Logic Design, PERL Scripting, Linux, Verilog HDL, SystemVerilog HDVL, Static timing analysis basics, UVM methodologies along with hands-on experience around each subject. Along with that, you also get to work on multiple protocol based and industry standard projects.

What are the VLSI career opportunities after completing this course?

Which has better career opportunities, Front end or Backend VLSI?

The recent trends of VLSI design are more towards System on Chip designs. The scope of front end design verification has also increased from pure functional simulations to Formal verification, FPGA and other Emulation, Hardware and Software Co verification, etc.
With the recent emergence of Artificial intelligence, the Genetic algorithm and it’s implementation towards VLSI Design opens up huge scope for Front end. So there are lots of opportunities for a front end design engineer in IP based design and System on Chip design areas

To pursue VLSI Career in Frontend, which are the subjects to be focused on?

Basic Electronics, Digital Electronics or Logic Design, Verilog HDL, SystemVerilog HDVL, Static timing analysis , UVM methodologies.

Course Delivery

What kind of extra support will be given during the course?

We train you both on technical and communication skills. Our regular Business communication classes help you to become all ready to crack interviews. We also conduct periodic assessments, weekly knowledge checks and aptitude tests.

Do you train students to appear for interviews?

Absolutely. We work on imparting blended skills to our trainees. Apart from the technical classes, we have regular Business Communication classes. These classes focus on imbibing confidence, grooming you as professionals and making you ready to express and present yourself in all kinds of interviews

What is the duration of classes on each day?

The training at our institute aims to make you industry-ready. For that, we groom our trainees to work for a minimum of eight hours in a day to meet the industry expectations. The entire duration is split into Technical classroom training, Labs and Business Communication training.

Is there any scope of completing the course before 6 months?

The VLSI course has been designed in a very compact manner that covers all the subjects, labs and projects to make you VLSI job-ready candidate. To complete all this before 6 months is difficult. But, If you are aiming for VLSI design-related jobs, you can definitely start applying after your 4th month of training.

Curriculum

Digital Electronics

Learners are able to describe Digital Number System, Logic Gates, Logic Circuits, Counters, Shift Registers, FIFOs, Memories, Arbiters, etc.

Verilog

Learners are able to describe Data Types of Verilog, Operators, Types of Assignments, Timing Control Statements, Branching and Iterative, statements, Tasks and Functions, Design various logic circuits using all type of modelling.

UVM – Universal Verification Methodology

Learners area ble to describe How to build reusable Test, Bench Architecture, Register Modelling, and How to verify complex IPs.

Project

Learners are able to code the entire design and are able to verify it using the verification language and TB Methodologies.

Static Timing Analysis

Learners are able to describe Timing Paths, Skews, Latencies, Setup and Hold Time Calculations, and Methods to Improve Timing

System Verilog

Learners are able to describe OOPs Concepts, Constraint Random, verification, Assertion Based, Verification, Building Test Bench Architecture, and Coverage Modeling

Design Automation Using Python Scripting

Learners are able to describe how they can automate manual repetitive tasks using python scripting language

Personality Development Sessions

Learners can communicate via email. Learners can handle interviews confidently